IEEE 1076

Description / Abstract: This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164^TM-1993 [B16],¹ IEEE Std 1076.2^TM-1996 [B11], and IEEE Std 1076.3^TM-1997 [B12]; and general language enhancements in the areas of design and verification of electronic systems.

Purpose

The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language’s usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.

¹The numbers in brackets correspond to those of the bibliography in Annex J.